National Institute of Advanced Industrial Science and Technology (AIST) This page is a page of the former research institute. We stopped updating on March 31.2001.
E-mail to webmaster (Japanese) E-mail to webmaster (English)

ICES conference program



First day : October 7th (Mo)

8:30-9:00 :
registration

9:00-9:20 :

greeting by Kouichirou Tamura(ETL, Director genereal)
greeting from NEDO
general announcement

9:20-9:50 :

Evolvable Systems Overview (1) By Daniel Mange
" Phylogency, Ontogency, and Epigenesis: Three Sources
of Biological Inspiration for Softenin Hardware "
Eduardo Sanchez, Daniel mange, Moshe Sipper, Marco Tomassini and A. Perez-Uribe

9:50-10:20 :

Evolvable Systems Overview (2) by Xin Yao
" Promises and Challenges of Evolvable Hardware "
Xin Yao and Tetsuya Higuchi

10:20-10:40 : coffee

10:40-11:10 :

invitedtalk by Igor Aleksander
" Iconic Learning In Networks of Logical Neurons "

11:10-11:40 :

invited talk by Shankar Krishnamoorthy (Synopsis)
" Logic Synthesis "

11:40-1:00 : lunch

1:00-2:40
Session 1: Evolware
Chair : Xin Yao

" Designing Evolware by Cellular Programming "
Moshe Sipper

" Online Autonomous Evolware "
Maxime Goeke, Moshe Sipper, Daniel Mange, Andre Stauffer,
Eduardo Sanchez, and Marco Tomassini

" Speeding-up Digital Ecology Evolution using a Hardware Emulator
-some early results- "
Pierre Marchal

" Challenges of Evolvable Sysyems: Analysis and Future directions "
Hiroaki Kitano

2:40-3:00 : coffee

3:00-3:50 : Parallel sessions:
Session 2: Cellular Systems - ROOM A (2F) -
Chair : Hugo de Garis

" Functional Organisms Growing on Silicon "
Pascal Nussbaum, Pierre Marchal, and Christian Piguet

" Logical universality and self-reproduction in reversible
cellular automata "
Kenichi Morita and Katsunobu Imai

Session 3: Engineering applications of EHW - ROOM B (1F) -
Chair : H.Kitano

" Data Compression based on Evolvable Hardware "
Mehrdad Salami, Masahiro Murakawa, and Tetsuya Higuchi

" ATM Cell Scheduling by Function Level Evolvable Hardware "
Weixin Liu, Masahiro Murakawa, and Tetsuya

3:50 - 4:00 : break

4:00 - 5:40 : parallel sessions:
Session 4: Evolutionary Robotics - ROOM A (2F) -
Chair : I.Harvey

" An Evolutionary Robot Navigation System using a Gate-Level
Evolvable Hardware "
Didier Keymulen, Marc Durantez, Tsutomu Hoshino,
Yasuo Kuniyoshi and Tetsuya Higuchi

" Genetic evolution of a logic circuit which controls an autonomous
mobile robot"
Taku Naito, Ryoichi Odagiri, Yutaka Matsunaga,
Manabu Tanifuji and Kazuyuki Murase

" Autonomous Robot with Evolving Algorithm Based on Biological Systems"
Jun Yamamoto and Yuichiro Anza

" Memory-Based Implementation of Neural Networks and Its Application
to Adaptive Mobile Robot"
Hidetaka Ito and Tatsumi Furuya

Session 5: Innovative Architectures - ROOM B (1F) -
Chair : P.Marchal

" Multiple Genetic Algorithm Processor for Hardware Optimization"
Mehrdad Salami

" NGEN A Massively Parallel Reconfigurable Computer for Molecular
Evolution: towards a Self-organizing Computer"
John S. McCaskill, Thomas Maeke, Udo Gemm, Ludger Schulte,
and Uwe Tangen

" Architecture of Cell Array Neuro-Processor"
Takayuki Morishita and Iwao Teramoto

" Special-Purpose Brainware Architecture for Data Processing"
Tadashi Ae, Hikaru Fukumoto, Saku Hiwatashi

6:30 - 8:30 : banquet dinner







Second day : October 8th (Tu)

9:00 - 9:30:

invited talk by William Armstrong
" Hardware Requirement for Fast Evaluation of Functions
Learned by Adaptive Logic Networks"

9:30 - 10:00:

invited talk by Shinichi Shiratsuchi (Xilinx)
" FPGA as a key component for reconfigurable system"

10:00 - 10:20 : coffee

10:20 - 11:35
Session 6: Evolvable Systems (1)
Chair : D.Mange

" Evolvable Hardware: an Outlook"
Bernard Manderick and Tetsuya Higuchi

" Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures
in Evolving Electrical Circuits Using Genetic Programming"
John R. Koza, Forrest H Bennett III, David Andre
and Martin A. Keane

" Machine Learning Approach to Gate-Level Evolvable Hardware"
Hitoshi Iba and Masaya Iwata

11:35 - 1:00 : Lunch

1:00 - 3:05
Session 7: Evolvable Hardware
Chair : E.Sanchez

" Adaptive Equalization of Digital Communication Channels Using
Evolvable Hardware"
Masahiro Murakawa, Shuji Yoshizawa and Tetsuya Higuchi

" An evolved circuit, intrinsic in silicon, entwined with physics"
Adrian Thompson

" Through the Labyrinth Evolution Finds a Way : A Silicon Ridge"
Inman Harvey and Adrian Thompson

" Hardware Evolution System Introducing Dominant and Recessive Heredity"
Tomofumi Hikage, Hitoshi Hemmi, and Katsunori Shimohara

" CAM-Brain : A New Model for ATR's Cellular Automata based Artificial
Brain Project"
Felix Gers and Hugo de Garis

3:05 - 3:25 : coffee

3:25 - 4:15 : parallel sessions:
Session 8: Genetic Programming - ROOM A (2F) -
Chair : H.Iba

" Evolution of a 60 Decibel Op Amp Using Genetic Programming"
Forrest H Bennett III, John R. Koza, David Andre,
and Martin A. Keane

" Evolution of Binary Decision Diagrams for Digital Circuit Design
using Genetic Programming"
Hidenori Sakanashi, Hitoshi Iba and Yukinori Kakazu

Session 9: Evolvable Systems (2) - ROOM B (1F) -
Chair : A.Thompson

" Evolvable Systems in Hardware Design : Taxonomy, Survey
and Applications"
Ricardo S. Zebulum, Marco Aurelio Pacheco, and Marley Vellasco

" From some Tasks to Biology and then to Hardware"
Jan Kazumierczak

4:15 - 4:25 : break

4:25 - 5:35 : panel and general discussion

" Future Prospects of Evolvable Systems"
Chaired by Bernard Manderick
Panelists: Daniel Mange, Adrian Thompson, Hugo de Garis,
Tetsuya Higuchi and Shankar Krishnamoorthy


ICES96 home page